summaryrefslogtreecommitdiff
path: root/src/asm/snapvector.c
blob: 8e9b2868fd11ecf6c026db28292e15509e0f3b14 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
/*
===========================================================================
Copyright (C) 2011 Thilo Schulz <thilo@tjps.eu>

This file is part of Quake III Arena source code.

Quake III Arena source code is free software; you can redistribute it
and/or modify it under the terms of the GNU General Public License as
published by the Free Software Foundation; either version 2 of the License,
or (at your option) any later version.

Quake III Arena source code is distributed in the hope that it will be
useful, but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.

You should have received a copy of the GNU General Public License
along with Quake III Arena source code; if not, write to the Free Software
Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA  02110-1301  USA
===========================================================================
*/

#include "qasm-inline.h"
#include "../qcommon/q_shared.h"

/*
 * GNU inline asm version of qsnapvector
 * See MASM snapvector.asm for commentary
 */

static unsigned char ssemask[16] __attribute__((aligned(16))) =
{
	"\xFF\xFF\xFF\xFF\xFF\xFF\xFF\xFF\xFF\xFF\xFF\xFF\x00\x00\x00\x00"
};

static const unsigned int ssecw __attribute__((aligned(16))) = 0x00001F80;
static const unsigned short fpucw = 0x037F;

void qsnapvectorsse(vec3_t vec)
{
	uint32_t oldcw __attribute__((aligned(16)));
	
	__asm__ volatile
	(
		"stmxcsr %3\n"
		"ldmxcsr %1\n"

		"movaps (%0), %%xmm1\n"
		"movups (%2), %%xmm0\n"
		"cvtps2dq %%xmm0, %%xmm0\n"
		"cvtdq2ps %%xmm0, %%xmm0\n"
		// vec MUST reside in register rdi as maskmovdqu uses
		// it as an implicit operand. The "D" constraint makes
		// sure of that.
		"maskmovdqu %%xmm1, %%xmm0\n"
		
		"ldmxcsr %3\n"
		:
		: "r" (ssemask), "m" (ssecw), "D" (vec), "m" (oldcw)
		: "memory", "%xmm0", "%xmm1"
	);
	
}

#define QROUNDX87(src) \
	"flds " src "\n" \
	"fistp " src "\n" \
	"fild " src "\n" \
	"fstp " src "\n"	

void qsnapvectorx87(vec3_t vec)
{
	__asm__ volatile
	(
		"sub $2, " ESP "\n"
		"fnstcw (" ESP ")\n"
		"fldcw %0\n"
		QROUNDX87("(%1)")
		QROUNDX87("4(%1)")
		QROUNDX87("8(%1)")
		"fldcw (" ESP ")\n"
		"add $2, " ESP "\n"
		:
		: "m" (fpucw), "r" (vec)
		: "memory"
	);
}